Dec 14 07 11:22p Robert Depke 708-349-7830 p.5

Appl. No. 09/876,290

Amdt. Dated December 14, 2007

Reply to Office Action of June 14, 2007

AMENDMENTS TO THE CLAIMS:

This listing of claims will replace all prior versions, and listings, of claims in the application:

1. (Currently Amended) A multilayer semiconductor device assembly jig for

minimizing the displacement of securing a plurality of semiconductor modules disposed

within the assembly jig during a manufacturing process, comprising:

a lateral position restriction structure mechanism for maintaining alignment of

positioning and aligning a plurality of stacked semiconductor modules on a solid base

member with their respective lateral positions mutually restricted, the lateral position

restriction structure mechanism formed at a width slightly more than but substantially equal

to a width of a rigid portion of said plurality of semiconductor modules so as to rigidly.

restrict displacement the deformation of said semiconductor modules;

a removable height restriction mechanism disposed opposite said base member and

which interfaces with said lateral position restriction structure mechanism for restricting an

entire height of said semiconductor modules layered on said base member and which is

removed prior to mounting the jig onto a mother substrate;

the jig having a mother substrate alignment structure for securing the mother substrate

to the jig mechanism for providing alignment with reference to the mother substrate on which

the jig will be mounted; and

further wherein each of the plurality of semiconductor modules secured within the jig

is comprised of one or more semiconductor chips secured to a printed wiring board that has

page 2 of 12

Dec 14 07 11:22p Robert Depke 708-349-7830 p.6

Appl. No. 09/876,290

Amdt. Dated December 14, 2007

Reply to Office Action of June 14, 2007

electrical connections on a top and bottom surface thereof and wherein adjacent

semiconductor modules are secured to one another by solder connections between respective

top and bottom surfaces thereof.

2. (Currently Amended) The multilayer semiconductor device assembly jig according to

claim 1, wherein said lateral position restriction structure mechanism comprises a

substantially rectangular-shaped member structure comprising formed from two pairs of

opposing side walls and which is positioned on said base member and which has a storage

space for storing said semiconductor modules in a layered state,

wherein an inner wall surface of said storage space constitutes said lateral position

restriction structure mechanism.

3. (Previously Presented) The multilayer semiconductor device assembly jig according

to claim 2, wherein said alignment mechanism comprises a plurality of positioning pins and

positioning holes for receiving the positioning pins which are correspondingly formed in said

rectangular-shaped member and said mother substrate.

4. (Previously Presented) The multilayer semiconductor device assembly jig according

to claim 1, wherein said position restriction mechanism further comprises a plurality of

positioning pins secured in said base member and which are used for securing at least three

different portions of an outer periphery of said semiconductor modules and at least two

opposing sides of said semiconductor modules.

page 3 of 12

Dec 14 07 11:22p Robert Depke 708-349-7830 p.7

Appl. No. 09/876,290 Amdt. Dated December 14, 2007

Reply to Office Action of June 14, 2007

5. (Previously Presented) The multilayer semiconductor device assembly jig according

to claim 1, wherein said position restriction mechanism further comprises a plurality of

positioning pins secured in said base member and which pierce through positioning holes

formed in said semiconductor modules.

6. (Previously Presented) The multilayer semiconductor device assembly jig according

to claim 5, wherein said positioning pins are aligned in a manner so as to also pierce through

a positioning hole formed in said mother substrate when the jig is mounted on the mother

substrate.

7. (Currently Amended) The multilayer semiconductor device assembly jig according to

claim 1, wherein said height restriction mechanism comprises:

a cover member secured over or on said lateral position restriction structure

mechanism.

Claims 8. - 10. (Canceled)

11, (Currently Amended) A multilayer semiconductor device assembly jig for

minimizing the displacement of securing a plurality of semiconductor modules disposed

within the assembly jig during a manufacturing process, comprising:

page 4 of 12

Robert Depke 708-349-7830 p.8

Appl. No. 09/876,290

Dec 14 07 11:23p

Amdt. Dated December 14, 2007

Reply to Office Action of June 14, 2007

a lateral position restriction structure mechanism for maintaining alignment of

positioning and aligning a plurality of stacked semiconductor modules on a solid base

member—with their respective lateral positions mutually restricted, the lateral position

restriction structure mechanism comprised of at least two opposed side walls having a single

stack of the semiconductor modules therebetween, the sidewalls being formed at a width

slightly more than but substantially equal to a width of a rigid portion of said plurality of

semiconductor modules so as to rigidly restrict displacement the deformation of said

semiconductor modules;

a removable height restriction mechanism disposed opposite said base member and

which interfaces with said lateral position restriction structure mechanism for restricting an

entire height of said semiconductor modules layered on said base member, wherein said

height restriction-mechanism is removed prior to mounting the jig on a mother substrate;

a mother substrate alignment structure mechanism secured to the jig for providing

alignment with reference to the mother substrate on which the jig will be mounted;

and further wherein each of the plurality of semiconductor modules secured within the

iig is comprised of one or more semiconductor chips secured to a printed wiring board that

has electrical connections on a top and bottom surface thereof and wherein adjacent

semiconductor modules are secured to one another by solder connections between respective

top and bottom surfaces thereof.

page 5 of 12

Dec 14 07 11:23p Robert Depke 708-349-7830 p.9

Appl. No. 09/876,290 Amdt. Dated December 14, 2007 Reply to Office Action of June 14, 2007

12. (Previously Presented) The multilayer semiconductor device assembly jig of claim

11, wherein the alignment mechanism is comprised of a plurality of vertical pins secured in

said base member.

13. (Previously Presented) The multilayer semiconductor device assembly jig of claim

11, wherein the alignment mechanism is further comprised of a plurality of vertical pins that

pierce through the stacked semiconductor modules.

14. (Currently Amended) An assembly jig for minimizing the displacement of securing a

plurality of semiconductor modules disposed within the assembly jig during a manufacturing

process comprising:

two pairs of substantially parallel opposed side walls secured to formed on a solid

base member, the sidewalls being formed at a width slightly more than but substantially equal

to a width of a rigid portion of said plurality of semiconductor modules so as to rigidly

restrict displacement the deformation of said semiconductor modules;

a removable cover member located opposite said base member and which interfaces

with the side walls;

an internal void defined by said two pairs of opposed side walls providing a reception

area for a plurality of semiconductor modules such that, when disposed within the void, the

modules disposed within the void are aligned and their lateral motion is prevented by the side

walls, and wherein the semiconductor modules are comprised of at least one chip and one

wiring board;

page 6 of 12

Dec 14 07 11:23p Robert Depke 708-349-7830 p.10

Appl. No. 09/876,290 Amdt. Dated December 14, 2007 Reply to Office Action of June 14, 2007

and further wherein the removable cover member is positioned such that it prevents vertical displacement of an uppermost semiconductor module.

15. (Previously Presented) The assembly jig of claim 15, further comprising mother substrate alignment pins that extend through portions of the cover member and the side walls.

Claims 16. -19. (Canceled)

20. (Currently Amended) The multilayer semiconductor device assembly jig according to claim 1, wherein said mother substrate alignment structure mechanism is formed in said lateral position restriction mechanism as a hole that receives a pin member.

Claim 21. (Canceled)